Ecosystem Vision Logo
Chain Reaction

Chain Reaction

Chain Reaction engineers the future of disruptive blockchain and privacy technologies by accelerating compute performance with bleeding-edge hardware.
Yokneam llit, ISR

Description

Chain Reaction is a technology company focused on engineering the future of disruptive blockchain and privacy technologies. They specialize in accelerating compute performance by designing and creating bleeding-edge hardware, such as Application-Specific Integrated Circuits (ASICs), to enhance blockchain and privacy applications. Their products are aimed at enabling innovations for industry-leading customers and partners, particularly in areas like next-generation Bitcoin mining and Fully Homomorphic Encryption (FHE).

Grant Funding

VC Funding

None
2023

$0

$70M

Technology & Skills

Uncover the hard and soft skills and tools employed by the organization, and gain insight into the technologies that drive their success
HARDWARE
ROOT CAUSE ANALYSIS
TEST AUTOMATION
HARDWARE VALIDATION
SYSTEM VALIDATION
OSCILLOSCOPE
POWER ANALYZER
SIGNAL GENERATOR
PROTOCOL ANALYZER
LOG ANALYSIS
LOGIC ANALYZER
POWER SUPPLY
TESTING TOOLS
ROOT CAUSE IDENTIFICATION
REAL-TIME TESTING
TEST EQUIPMENT
TEST ENGINEERING
EMBEDDED SYSTEM
GPIO
HARDWARE INTERFACE
I2C
SPI
REAL-TIME SYSTEM
THERMAL MANAGEMENT
CMAKE
EMBEDDED
THERMAL OPTIMIZATION
BOARD BRING-UP
SYSTEM PROFILING
PLACEMENT
ROUTING
PHYSICAL VERIFICATION
CLOCK DISTRIBUTION
PERL
TCL
LAYOUT
POWER DISTRIBUTION
VERIFICATION
DRC
LVS
PARASITIC EXTRACTION
SKILL
CAD
GRID ENGINE
LSF
SLURM
FLOORPLANNING
SHELL
CSH
SGE
CADENCE VIRTUOSO
ERC
PCELL
TAPEOUT
IC DESIGN
LAYOUT AUTOMATION
DISTRIBUTED RESOURCE MANAGEMENT
UGE
SYNOPSYS ICC
MENTOR CALIBRE
GDSII
FLOW AUTOMATION
RUNSET PROGRAMMING
HOMOMORPHIC ENCRYPTION
PYTEST
FULLY HOMOMORPHIC ENCRYPTION
BMC
UNITTEST
FULL HOMOMORPHIC ENCRYPTION
SYNTHESIS
TIMING CLOSURE
SOC
ETHERNET
HARDWARE BRING-UP
UVM
SYSTEMVERILOG
DDR
HARDWARE MODELING
VERILOG
HARDWARE-SOFTWARE CO-DESIGN
SOC ARCHITECTURE
EMULATION
VHDL
DRIVER VALIDATION
WAVEFORM VIEWER
DESIGN PARTITIONING
PARTITIONING
CO-VERIFICATION
PALLADIUM
PROTIUM
VELOCE
FIRMWARE TESTING
ZEBU
HARDWARE/SOFTWARE CO-DESIGN
VLSI
IC LAYOUT
SCHEMATIC
PCIE
PARALLEL INTERFACE
DRAM
BRING-UP
COMPONENT SELECTION
BOARD DESIGN
POWER DESIGN
SERIAL INTERFACE
DDR3
DDR4
FINANCIAL REPORTING
ERP
NETSUITE
CONSOLIDATION
US GAAP
INTERNAL CONTROL
CASH FLOW FORECASTING
HEBREW